( en | de | ru )

 

Disambiguation of "Restle, Phillip J."

Author of the publication

copydeleteadd this publication to your clipboard
New Prospects for Clocking Synchronous and Quasi-Asynchronous Systems.

, and . ASYNC, IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Restle

Alfons Restle

Wilhelm Restle

Markus Restle

Konstantin Restle

 

Other publications of authors with the same name

On-chip wiring design challenges for gigahertz operation., , , , , , , and . Proc. IEEE, 89 (4): 529-555 (2001)A 5GHz Duty-Cycle Correcting Clock Distribution Network for the POWER6 Microprocessor., , and . ISSCC, page 1522-1529. IEEE, (2006)26.2 Power supply noise in a 22nm z13™ microprocessor., , , , , , , , , and 5 other author(s). ISSCC, page 438-439. IEEE, (2017)Session 7 overview: Neuromorphic, clocking and security circuits: Digital circuits subcommittee., , and . ISSCC, page 116-117. IEEE, (2018)Optimization and modeling of resonant clocking inductors for the POWER8TM microprocessor., , , , and . CICC, page 1-4. IEEE, (2014)26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection., , , , , , , , , and . ISSCC, page 444-445. IEEE, (2017)On-chip Timing Uncertainty Measurements on IBM Microprocessors., , , , , , , , and . ITC, page 1-7. IEEE Computer Society, (2008)Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor., , , , and . ISSCC, page 298-604. IEEE, (2007)The POWER8TM processor: Designed for big data, analytics, and cloud environments., , , , , , , , , and 10 other author(s). ICICDT, page 1-4. IEEE, (2014)On-chip circuit for measuring multi-GHz clock signal waveforms., , , , , and . VTS, page 1-4. IEEE Computer Society, (2013)