Author of the publication

Binary-Stochasticity-Enabled Highly Efficient Neuromorphic Deep Learning Achieves Better-than-Software Accuracy.

, , , , , , , , , , , , , , , and . Adv. Intell. Syst., (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Asynchronous AER Circuits with Rotation Priority Tree Arbiter for Neuromorphic Hardware with Analog Neuron., , , , , , , and . ASICON, page 1-4. IEEE, (2019)A 9Mb HZO-Based Embedded FeRAM with 1012-Cycle Endurance and 5/7ns Read/Write using ECC-Assisted Data Refresh and Offset-Canceled Sense Amplifier., , , , , , , , , and 2 other author(s). ISSCC, page 498-499. IEEE, (2023)RRAM Computing-in-Memory Using Transient Charge Transferring for Low-Power and Small-Latency AI Edge Inference., , , , , , , , , and . APCCAS, page 497-500. IEEE, (2022)Few-shot graph learning with robust and energy-efficient memory-augmented graph neural network (MAGNN) based on homogeneous computing-in-memory., , , , , , , , , and 4 other author(s). VLSI Technology and Circuits, page 224-225. IEEE, (2022)Write-Verify-Free MLC RRAM Using Nonbinary Encoding for AI Weight Storage at the Edge., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 32 (2): 283-290 (February 2024)MLFlash-CIM: Embedded Multi-Level NOR-Flash Cell based Computing in Memory Architecture for Edge AI Devices., , , , , , and . AICAS, page 1-4. IEEE, (2021)A 28nm 16.9-300TOPS/W Computing-in-Memory Processor Supporting Floating-Point NN Inference/Training with Intensive-CIM Sparse-Digital Architecture., , , , , , , , , and 3 other author(s). ISSCC, page 252-253. IEEE, (2023)Sparsity-Aware Clamping Readout Scheme for High Parallelism and Low Power Nonvolatile Computing-in-Memory Based on Resistive Memory., , , , , , and . ISCAS, page 1-4. IEEE, (2021)A 28-nm RRAM Computing-in-Memory Macro Using Weighted Hybrid 2T1R Cell Array and Reference Subtracting Sense Amplifier for AI Edge Inference., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 58 (10): 2839-2850 (October 2023)A 0.75 V reference clamping sense amplifier for low-power high-density ReRAM with dynamic pre-charge technique., , , , , , , , , and 2 other author(s). IEICE Electron. Express, 16 (12): 20190201 (2019)