Author of the publication

Automatic Identification of Yield Limiting Layout Patterns Using Root Cause Deconvolution on Volume Scan Diagnosis Data.

, , , , , , , , , , and . ATS, page 219-224. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Changing Test and Data Modeling Requirements for Screening Latent Defects as Statistical Outliers., , , and . IEEE Des. Test Comput., 23 (2): 100-109 (2006)Obtaining High Defect Coverage for Frequency-Dependent Defects in Complex ASICs., , and . IEEE Des. Test Comput., 20 (5): 46-53 (2003)Fault Diagnosis with Orthogonal Compactors in Scan-Based Designs., , , , , and . J. Electron. Test., 27 (5): 599-609 (2011)Diagnosis of failing scan cells through orthogonal response compaction., , , , , and . European Test Symposium, page 221-226. IEEE Computer Society, (2010)Diagnosing Cell Internal Defects Using Analog Simulation-Based Fault Models., , , , , , , , and . ATS, page 318-323. IEEE Computer Society, (2014)Extracting Defect Density and Size Distributions from Product ICs., , , , , , , and . IEEE Des. Test Comput., 23 (5): 390-400 (2006)A novel Test Access Mechanism for failure diagnosis of multiple isolated identical cores., , , , and . ITC, page 1-9. IEEE Computer Society, (2011)Identification of systematic yield limiters in complex ASICS through volume structural test fail data visualization and analysis., , , and . ITC, page 9. IEEE Computer Society, (2005)Case study: effectiveness of high-speed scan based feed forward voltage testing in reducing DPPM on a high volume ASIC., , and . ITC, page 7. IEEE Computer Society, (2005)The value of statistical testing for quality, yield and test cost improvement., , , and . ITC, page 10. IEEE Computer Society, (2005)