Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Detecting Common Modules in Java Packages Based on Static Object Trace Birthmark., , , and . Comput. J., 54 (1): 108-124 (2011)A Static Java Birthmark Based on Control Flow Edges., , , and . COMPSAC (1), page 413-420. IEEE Computer Society, (2009)A Human-in-the-Loop Approach to Malware Author Classification., , , , and . CIKM, page 3289-3292. ACM, (2020)MU-MIMO User Grouping for WLANs supporting Indoor VR Applications., , and . ICTC, page 969-971. IEEE, (2020)22.3 A 128Gb 8-High 512GB/s HBM2E DRAM with a Pseudo Quarter Bank Structure, Power Dispersion and an Instruction-Based At-Speed PMBIST., , , , , , , , , and 27 other author(s). ISSCC, page 334-336. IEEE, (2020)Flit Scheduling for Cut-Through Switching: Towards Near-Zero End-to-End Latency., , and . IEEE Access, (2019)End-to-End Latency Prediction for General-Topology Cut-Through Switching Networks., , and . IEEE Access, (2020)A Static Birthmark of Binary Executables Based on API Call Structure., , , and . ASIAN, volume 4846 of Lecture Notes in Computer Science, page 2-16. Springer, (2007)Efficient SVM Based Packer Identification with Binary Diffing Measures., , , and . COMPSAC (1), page 795-800. IEEE, (2019)A 192-Gb 12-High 896-GB/s HBM3 DRAM With a TSV Auto-Calibration Scheme and Machine-Learning-Based Layout Optimization., , , , , , , , , and 29 other author(s). IEEE J. Solid State Circuits, 58 (1): 256-269 (2023)