( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Improving practical sensitivity of energy optimized wake-up receivers: proof of concept in 65nm CMOS.

, , , , и . CoRR, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Magnus Oskarsson

Paul Andersson

Gunther Andersson

Christina Andersson

Olaf Anderßon

 

Другие публикации лиц с тем же именем

PeakEngine: A Deterministic On-the-Fly Pruning Neural Network Accelerator for Hearing Instruments., , , и . IEEE Trans. Very Large Scale Integr. Syst., 32 (1): 150-163 (января 2024)A 65-nm CMOS area optimized de-synchronization flow for sub-VT designs., , , , , и . VLSI-SoC, стр. 380-385. IEEE, (2013)An area efficient single-cycle xVDD sub-Vth on-chip boost scheme in 28 nm FD-SOI., , , , и . A-SSCC, стр. 229-232. IEEE, (2016)A Min-Heap-Based Accelerator for Deterministic On-the-Fly Pruning in Neural Networks., , , и . ISCAS, стр. 1-5. IEEE, (2023)A 35 fJ/bit-access sub-VT memory using a dual-bit area-optimized standard-cell in 65 nm CMOS., , , и . ESSCIRC, стр. 243-246. IEEE, (2014)Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (6): 806-817 (2016)Dual-VT 4kb sub-VT memories with <1 pW/bit leakage in 65 nm CMOS., , , , и . ESSCIRC, стр. 197-200. IEEE, (2013)65-nm CMOS low-energy RNS modular multiplier for elliptic-curve cryptography., , , и . IET Comput. Digit. Tech., 12 (2): 62-67 (2018)A 128 kb single-bitline 8.4 fJ/bit 90MHz at 0.3V 7T sense-amplifierless SRAM in 28 nm FD-SOI., , , , , и . ESSCIRC, стр. 429-432. IEEE, (2016)Reconfıgurable and selectively-adaptive signal processing for multi-mode wireless communication., , , , , , , и . SiPS, стр. 1-6. IEEE, (2015)