( en | de | ru )

 

Disambiguation of "Keckler, Stephen W."

Author of the publication

copydeleteadd this publication to your clipboard
Static energy reduction techniques for microprocessor caches.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 303-313 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephen Novak

Stephen Wagner

Andreas Stephen

Stephen Stürzenbaum

Stephen Riedel

 

Other publications of authors with the same name

Structurally Sparsified Backward Propagation for Faster Long Short-Term Memory Training., , , , , and . CoRR, (2018)Static energy reduction techniques for microprocessor caches., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 303-313 (2003)Scalable Hardware Memory Disambiguation for High-ILP Processors., , , , and . IEEE Micro, 24 (6): 118-127 (2004)A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors., , , , , , and . ACM Trans. Comput. Syst., 30 (2): 8:1-8:38 (2012)A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips., , , and . IEEE Micro, 32 (3): 17-25 (2012)Estimating Silent Data Corruption Rates Using a Two-Level Model., , , , , , , , , and . CoRR, (2020)Simba: scaling deep-learning inference with chiplet-based architecture., , , , , , , , , and 7 other author(s). Commun. ACM, 64 (6): 107-116 (2021)Universal Mechanisms for Data-Parallel Architectures., , , and . MICRO, page 303-314. IEEE Computer Society, (2003)The impact of delay on the design of branch predictors., , and . MICRO, page 67-76. ACM/IEEE Computer Society, (2000)Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors., , and . ISCA Workshops, volume 6161 of Lecture Notes in Computer Science, page 357-375. Springer, (2010)