( en | de | ru )

 

Disambiguation of "Keckler, Stephen W."

Author of the publication

copydeleteadd this publication to your clipboard
Universal Mechanisms for Data-Parallel Architectures.

, , , and . MICRO, page 303-314. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephen Wagner

Stephen Stürzenbaum

Stephen Steffes

Andreas Stephen

Stephen Novak

 

Other publications of authors with the same name

Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors., , and . ISCA Workshops, volume 6161 of Lecture Notes in Computer Science, page 357-375. Springer, (2010)Late-binding: enabling unordered load-store queues., , , , and . ISCA, page 347-357. ACM, (2007)Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications., , , , , , and . GPGPU@ASPLOS, page 1. ACM, (2014)Static energy reduction techniques for microprocessor caches., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 303-313 (2003)A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips., , , and . IEEE Micro, 32 (3): 17-25 (2012)Estimating Silent Data Corruption Rates Using a Two-Level Model., , , , , , , , , and . CoRR, (2020)Simba: scaling deep-learning inference with chiplet-based architecture., , , , , , , , , and 7 other author(s). Commun. ACM, 64 (6): 107-116 (2021)Scalable Hardware Memory Disambiguation for High-ILP Processors., , , , and . IEEE Micro, 24 (6): 118-127 (2004)Structurally Sparsified Backward Propagation for Faster Long Short-Term Memory Training., , , , , and . CoRR, (2018)A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors., , , , , , and . ACM Trans. Comput. Syst., 30 (2): 8:1-8:38 (2012)