( en | de | ru )

 

Disambiguation of "Kang, Kunhyuk"

Author of the publication

copydeleteadd this publication to your clipboard
Timed Input Pattern Generation for an Accurate Delay Calculation Under Multiple Input Switching.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 497-502 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mihyun Kang

Ewha Kang

Mujin Kang

Kang Teng

Jinyu Kang

 

Other publications of authors with the same name

On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures., , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 270-280 (2010)Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations., , and . ICCAD, page 736-741. IEEE Computer Society, (2005)Timed Input Pattern Generation for an Accurate Delay Calculation Under Multiple Input Switching., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 497-502 (2010)Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters., , and . ACM Trans. Design Autom. Electr. Syst., 11 (4): 848-879 (2006)Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement., , , , and . DAC, page 358-363. IEEE, (2007)Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ., , and . ITC, page 1-10. IEEE Computer Society, (2007)Fast and accurate estimation of SRAM read and hold failure probability using critical point sampling., , , and . IET Circuits Devices Syst., 4 (6): 469-478 (2010)High Performance and Low Power Electronics on Flexible Substrate., , , and . DAC, page 274-275. IEEE, (2007)Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (1): 46-59 (2009)Reliability Implications of Bias-Temperature Instability in Digital ICs., , and . IEEE Des. Test Comput., 26 (6): 8-17 (2009)