( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Testing Computer Hardware through Data Compression in Space and Time.

, и . ITC, стр. 83-88. IEEE Computer Society, (1983)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Heinz Kewald

Kewal Krishen Mehta

Aman K K Bhasin

K Schweizerhof

K Schaber

 

Другие публикации лиц с тем же именем

Optimal Test Scheduling Formulation under Power Constraints with Dynamic Voltage and Frequency Scaling., и . J. Electron. Test., 30 (5): 569-580 (2014)A Data Compression Technique for Built-In Self-Test., , и . IEEE Trans. Computers, 37 (9): 1151-1156 (1988)Correction: IEEE Transactions on Computers 38(2): 320 (1989).Modeling Detection Latency with Collaborative Mobile Sensing Architecture., , и . IEEE Trans. Computers, 58 (5): 692-705 (2009)Hypergraph Coloring and Reconfigured RAM Testing., и . IEEE Trans. Computers, 43 (6): 725-736 (1994)Theory, Analysis and Implementation of an On-Line BIST Technique., и . VLSI Design, 1 (1): 9-22 (1993)Easily Testable Two-Dimensional Cellular Logic Arrays., и . IEEE Trans. Computers, 23 (11): 1204-1207 (1974)An Algorithm to Test Rams for Physical Neighborhood Pattern Sensitive Faults., и . ITC, стр. 675-684. IEEE Computer Society, (1991)Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing., , , , , и . DAC, стр. 527-532. IEEE, (2007)Privacy Assurances in Multiple Data-Aggregation Transactions., , и . ICISC, том 8565 из Lecture Notes in Computer Science, стр. 3-19. Springer, (2013)An Algorithm for Diagnosing Transistor Shorts Using Gate-level Simulation., , , , и . IPSJ Trans. Syst. LSI Des. Methodol., (2009)