( en | de | ru )

 

Disambiguation of "Choi, Michael"

Author of the publication

copydeleteadd this publication to your clipboard
A 16GHz 33fs rms Integrated Jitter FLL-less Gear Shifting Reference Sampling PLL.

, , , , , , and . CICC, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michael Choi

Andreas Choi

Youngmi Choi

Bongkyung Choi

Carmen Choi

 

Other publications of authors with the same name

A 9.1-ENOB 6-mW 10-Bit 500-MS/s Pipelined-SAR ADC With Current-Mode Residue Processing in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 54 (9): 2532-2542 (2019)A 6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS., and . IEEE J. Solid State Circuits, 36 (12): 1847-1858 (2001)3.9 A 1.2V High-Voltage-Tolerant Bootstrapped Analog Sampler in 12-bit SAR ADC Using 3nm GAA's 0.7V Thin-Gate-Oxide Transistor., , , , , , , and . ISSCC, page 70-72. IEEE, (2024)A 16GHz 33fs rms Integrated Jitter FLL-less Gear Shifting Reference Sampling PLL., , , , , , and . CICC, page 1-2. IEEE, (2023)A 12-bit 10GS/s 16-Channel Time-Interleaved ADC with a Digital Processing Timing-Skew Background Calibration in 5nm FinFET., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 172-173. IEEE, (2022)A 25kHz-BW 97.4dB-SNDR 100.2dB-DR 3rd-Order SAR-Assisted CT DSM with 1-0 MASH and DNC., , , , , , and . A-SSCC, page 1-3. IEEE, (2023)Recent Developments of the Space Exploration Synthetic Aperture Radar (SESAR) for Planetary Science Missions., , , , , , , , , and 4 other author(s). IGARSS, page 7839-7842. IEEE, (2021)11.8 A 96.8%-Efficiency Continuous Input/Output-Current Step-Up/Down Converter Powering Disposable IoTs with Reconfigurable Multi-Cell-Balanced Alkaline Batteries., , , , , , , , , and 2 other author(s). ISSCC, page 204-206. IEEE, (2020)A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC., , , , , , and . IEEE J. Solid State Circuits, 50 (2): 543-555 (2015)A 28-nm CMOS 12-Bit 250-MS/s Voltage-Current-Time Domain 3-Stage Pipelined ADC., , , and . IEEE Trans. Circuits Syst., 67-II (12): 2843-2847 (2020)