Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploration and Generation of Efficient FPGA-based Deep Neural Network Accelerators., , , and . SiPS, page 123-128. IEEE, (2021)SamurAI: A 1.7MOPS-36GOPS Adaptive Versatile IoT Node with 15, 000× Peak-to-Idle Power Reduction, 207ns Wake-Up Time and 1.3TOPS/W ML Efficiency., , , , , , , , , and 11 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)A fine grain variation-aware dynamic Vdd-hopping AVFS architecture on a 32nm GALS MPSoC., , , , , , , , , and 3 other author(s). ESSCIRC, page 57-60. IEEE, (2013)SamurAI: A Versatile IoT Node With Event-Driven Wake-Up and Embedded ML Acceleration., , , , , , , , , and 10 other author(s). IEEE J. Solid State Circuits, 58 (6): 1782-1797 (2023)Deep Neural Networks Characterization Framework for Efficient Implementation on Embedded Systems., , , , and . SiPS, page 1-6. IEEE, (2020)A Self-reconfigurable FPGA-Based Platform for Prototyping Future Pervasive Systems., , and . ICES, volume 6274 of Lecture Notes in Computer Science, page 262-273. Springer, (2010)PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks., , , , , , , , and . DATE, page 1039-1044. IEEE, (2018)