( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FudgeFactor: Syntax-Guided Synthesis for Accurate RTL Error Localization and Correction.

, , , , , , и . Haifa Verification Conference, том 9434 из Lecture Notes in Computer Science, стр. 259-275. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giordano Paolo

Paolo Bavaj

Paolo Fornara

Paolo Molteni

Paolo Imperia

 

Другие публикации лиц с тем же именем

A first step towards automatic application of power analysis countermeasures., , , , и . DAC, стр. 230-235. ACM, (2011)Way Stealing: cache-assisted automatic instruction set extensions., , , и . DAC, стр. 31-36. ACM, (2009)Speculative DMA for architecturally visible storage in instruction set extensions., , , и . CODES+ISSS, стр. 243-248. ACM, (2008)A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions., , , , , , , и . CHES, том 5747 из Lecture Notes in Computer Science, стр. 205-219. Springer, (2009)Digital Connectionist Hardware: Current Problems and Future Challenges.. IWANN, том 1240 из Lecture Notes in Computer Science, стр. 688-713. Springer, (1997)A flexible DSP block to enhance FPGA arithmetic performance., , , , , и . FPT, стр. 70-77. IEEE Computer Society, (2009)On-Chip Self-Calibrating Communication Techniques Robust to Electrical Parameter Variations., , , и . IEEE Des. Test Comput., 21 (6): 524-535 (2004)An optimistic and conservative register assignment heuristic for chordal graphs., , и . CASES, стр. 209-217. ACM, (2007)Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs., , , , , , , и . FPGA, стр. 181-190. ACM, (2008)Speculative Dataflow Circuits., , и . FPGA, стр. 162-171. ACM, (2019)