Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation., , , , , , , , and . CoRR, (2023)Understanding Read Disturbance in High Bandwidth Memory: An Experimental Analysis of Real HBM2 DRAM Chips., , , , , , , , and . CoRR, (2023)Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions., , , , , , and . HPCA, page 560-577. IEEE, (2024)A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chipsand Implications on Future Attacks and Defenses., , , , , , , , and . MICRO, page 1182-1197. ACM, (2021)Analysis of Distributed Optimization Algorithms on a Real Processing-In-Memory System., , , , , , , , and . CoRR, (2024)Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices., , , , , , , , , and . DSN, page 475-487. IEEE, (2022)Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis., , , , , , , , , and . HPCA, page 280-296. IEEE, (2024)An Experimental Analysis of RowHammer in HBM2 DRAM Chips., , , , , , , , and . DSN-S, page 151-156. IEEE, (2023)CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off., , , , , , , and . ISCA, page 666-679. IEEE, (2020)HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips., , , , , , , and . MICRO, page 815-834. IEEE, (2022)