Author of the publication

Understanding Distance-Dependent Variations for Analog Circuits in a FinFET Technology.

, , , , , , and . ESSDERC, page 69-72. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Poojary, Jitesh
add a person with the name Poojary, Jitesh
 

Other publications of authors with the same name

The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk)., , , , , , , , , and 3 other author(s). ICCAD, page 54:1-54:2. IEEE, (2020)Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays., , , , , and . DATE, page 166-171. IEEE, (2022)Aging of Current DACs and its Impact in Equalizer Circuits., , , and . IRPS, page 1-6. IEEE, (2021)Machine Learning Techniques in Analog Layout Automation., , , , , , , , , and 3 other author(s). ISPD, page 71-72. ACM, (2021)Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models., , , , , , , , , and . ASP-DAC, page 158-163. ACM, (2021)Analog/Mixed-Signal Layout Optimization using Optimal Well Taps., , , , , , , and . ISPD, page 159-166. ACM, (2022)A Charge Flow Formulation for Guiding Analog/Mixed-Signal Placement., , , , , , and . DATE, page 148-153. IEEE, (2022)A general approach for identifying hierarchical symmetry constraints for analog circuit layout., , , , , and . ICCAD, page 120:1-120:8. IEEE, (2020)6.4 A 1-to-3GHz Co-Channel Blocker Resistant, Spatially and Spectrally Passive MIMO Receiver in 65nm CMOS with +6dBm In-Band/In-Notch B1dB., and . ISSCC, page 96-98. IEEE, (2021)Learning from Experience: Applying ML to Analog Circuit Design., , , , , , , , , and 2 other author(s). ISPD, page 55. ACM, (2020)