From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Poojary, Jitesh
add a person with the name Poojary, Jitesh
 

Другие публикации лиц с тем же именем

Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays., , , , , и . DATE, стр. 166-171. IEEE, (2022)The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk)., , , , , , , , , и 3 other автор(ы). ICCAD, стр. 54:1-54:2. IEEE, (2020)Machine Learning Techniques in Analog Layout Automation., , , , , , , , , и 3 other автор(ы). ISPD, стр. 71-72. ACM, (2021)Aging of Current DACs and its Impact in Equalizer Circuits., , , и . IRPS, стр. 1-6. IEEE, (2021)Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models., , , , , , , , , и . ASP-DAC, стр. 158-163. ACM, (2021)Analog/Mixed-Signal Layout Optimization using Optimal Well Taps., , , , , , , и . ISPD, стр. 159-166. ACM, (2022)GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits., , , , , , , , , и . DATE, стр. 55-60. IEEE, (2020)Understanding Distance-Dependent Variations for Analog Circuits in a FinFET Technology., , , , , , и . ESSDERC, стр. 69-72. IEEE, (2023)A Charge Flow Formulation for Guiding Analog/Mixed-Signal Placement., , , , , , и . DATE, стр. 148-153. IEEE, (2022)A general approach for identifying hierarchical symmetry constraints for analog circuit layout., , , , , и . ICCAD, стр. 120:1-120:8. IEEE, (2020)