( en | de | ru )

 

Disambiguation of "Densing, Chris Vincent J."

Author of the publication

copydeleteadd this publication to your clipboard
A 2.4 GHz Energy-efficient Short-range Receiver with Wake-up and Multiple Gain Settings for Wireless Sensor Networks.

, , , , , , , , , , and . TENCON, page 26-31. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rolf Densing

Chris H J F Eigkemans

Chris Thümmler

Chris Paschold

Chris Neisse

 

Other publications of authors with the same name

A gm/ID Based Algorithm for the Design of CMOS Miller Operational Amplifiers in 65 nm Technology., , , , , , , and . TENCON, page 1870-1875. IEEE, (2018)An Ultra-Low Power Direct Active-RF Detection Wake-Up Receiver with Noise-Cancelling Envelope Detector in 65 nm CMOS Process., , , , , , and . TENCON, page 12-15. IEEE, (2018)A Study on Coarse Stage Bit Allocation to Improve Power Efficiency of a 10-bit Coarse-Fine SAR ADC Implemented in 65nm CMOS Process for Environmental Sensing Applications., , , , , , , , , and . TENCON, page 1352-1356. IEEE, (2018)Low Power Converter for Capacitive Sensors Using Capacitance-to-Pulse Width Modulation., , , , , , and . TENCON, page 570-573. IEEE, (2018)A 2.4 GHz Energy-efficient Short-range Receiver with Wake-up and Multiple Gain Settings for Wireless Sensor Networks., , , , , , , , , and 1 other author(s). TENCON, page 26-31. IEEE, (2018)Implementation of 6LoWPAN and Controller Area Network for a Smart Hydroponics System., , , , , , , , , and 3 other author(s). GIoTS, page 1-4. IEEE, (2019)A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for Wireless Sensing Applications., , , , , , , , , and . TENCON, page 2122-2126. IEEE, (2018)Power Optimization of a 0.5V 0.286-to-18MHz ADPLL in 65nm CMOS Process., , , , , , , , , and . NGCAS, page 70-73. IEEE, (2018)A 0.5 V Low-Power All-Digital Phase-Locked Loop in 65 nm Complementary Metal-Oxide-Semiconductor Process., , , , , , , , , and . J. Low Power Electron., 15 (1): 64-75 (2019)