( en | de | ru )

 

Disambiguation of "Devadas, Srinivas"

Author of the publication

copydeleteadd this publication to your clipboard
Effects of Memory Performance on Parallel Job Scheduling.

, , and . JSSPP, volume 2221 of Lecture Notes in Computer Science, page 116-132. Springer, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vinay Devadas

Deepika Devadas

Srinivas Jagarlamudi

Srinivas Yarlanki

Girish Srinivas

 

Other publications of authors with the same name

Proof of Space from Stacked Expanders., and . TCC (B1), volume 9985 of Lecture Notes in Computer Science, page 262-285. (2016)MARTHA: architecture for control and emulation of power electronics and smart grid systems., , , and . DATE, page 519-524. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Effects of Memory Performance on Parallel Job Scheduling., , and . JSSPP, volume 2221 of Lecture Notes in Computer Science, page 116-132. Springer, (2001)FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control., , and . CHES, volume 6917 of Lecture Notes in Computer Science, page 17-32. Springer, (2011)Automatic Verification of Pipelined Microprocessors., and . DAC, page 603-608. ACM Press, (1994)A self-aware processor SoC using energy monitors integrated into power converters for self-adaptation., , , , , , , , , and . VLSIC, page 1-2. IEEE, (2014)Aegis: A Single-Chip Secure Processor., , and . IEEE Des. Test Comput., 24 (6): 570-580 (2007)Speeding up Exponentiation using an Untrusted Computational Resource., , , , and . Des. Codes Cryptogr., 39 (2): 253-273 (2006)Verification of relations between synchronous machines., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (12): 1947-1959 (1993)Irredundant sequential machines via optimal logic synthesis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (1): 8-18 (1990)