From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array., , , , , , , и . ASP-DAC, стр. 645-650. IEEE, (2018)An iteratively approximated gradient projection algorithm for sparse signal reconstruction., , и . Appl. Math. Comput., (2014)A full-NT-step infeasible interior-point algorithm for SDP based on kernel functions., и . Appl. Math. Comput., 217 (10): 4990-4999 (2011)On duality theory for non-convex semidefinite programming., , и . Ann. Oper. Res., 186 (1): 331-343 (2011)A hybrid splitting method for variational inequality problems with separable structure., , , и . Optim. Methods Softw., 28 (4): 725-742 (2013)A self-adaptive projection method with improved step-size for solving variational inequalities., , и . Comput. Math. Appl., 55 (4): 819-832 (2008)Sparsity-Aware Non-Volatile Computing-In-Memory Macro with Analog Switch Array and Low-Resolution Current-Mode ADC., , , , , и . ASP-DAC, стр. 684-689. IEEE, (2022)A 4-Mbps 41-pJ/bit On-off Keying Transceiver for Body-channel Communication with Enhanced Auto Loss Compensation Technique., , , , , , и . A-SSCC, стр. 173-176. IEEE, (2019)An 8b 0.8kS/s configurable VCO-based ADC using oxide TFTs with Inkjet printing interconnection., , , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture., , , , , , и . DAC, стр. 80:1-80:6. ACM, (2017)