Author of the publication

A delay variation and floorplan aware high-level synthesis algorithm with body biasing.

, , , and . ISQED, page 75-80. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A delay variation and floorplan aware high-level synthesis algorithm with body biasing., , , and . ISQED, page 75-80. IEEE, (2016)State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit., , , and . APCCAS, page 607-610. IEEE, (2012)A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures., , , and . SoCC, page 7-12. IEEE, (2015)MH4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for HDR architectures., , , and . IEICE Electron. Express, 9 (17): 1414-1422 (2012)An Adder-Segmentation-based FIR for High Speed Signal Processing., , and . ASICON, page 1-4. IEEE, (2019)A Bit-Segmented Adder Chain based Symmetric Transpose Two-Block FIR Design for High-Speed Signal Processing., , and . APCCAS, page 29-32. IEEE, (2019)FCSCAN: an efficient multiscan-based test compression technique for test cost reduction., , , , and . ASP-DAC, page 653-658. IEEE, (2006)Low-Cost IP Core Test Using Multiple-Mode Loading Scan Chain and Scan Chain Clusters., , , , and . DFT, page 136-144. IEEE Computer Society, (2006)Secure scan design using improved random order and its evaluations., , , , and . APCCAS, page 555-558. IEEE, (2014)In-situ timing monitoring methods for variation-resilient designs., and . APCCAS, page 735-738. IEEE, (2014)