From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

3.1 POWER9™: A processor family optimized for cognitive computing with 25Gb/s accelerator links and 16Gb/s PCIe Gen4., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 50-51. IEEE, (2017)Summit and Sierra: Designing AI/HPC Supercomputers., , и . ISSCC, стр. 42-43. IEEE, (2019)POWER10™: A 16-Core SMT8 Server Processor With 2TB/s Off-Chip Bandwidth in 7nm Technology., , , , , , , , , и 2 other автор(ы). ISSCC, стр. 48-50. IEEE, (2022)4.1 22nm Next-generation IBM System z microprocessor., , , , , , , , , и 21 other автор(ы). ISSCC, стр. 1-3. IEEE, (2015)The IBM POWER7 HUB module: A terabyte interconnect switch for high-performance computer systems., , , , , и . Hot Chips Symposium, стр. 1-33. IEEE, (2010)A 4.5mW/Gb/s 6.4Gb/s 22+1-lane source-synchronous link rx core with optional cleanup PLL in 65nm CMOS., , , , , , и . ISSCC, стр. 160-161. IEEE, (2010)The 12-Core POWER8™ Processor With 7.6 Tb/s IO Bandwidth, Integrated Voltage Regulation, and Resonant Clocking., , , , , , , , , и 20 other автор(ы). IEEE J. Solid State Circuits, 50 (1): 10-23 (2015)How server designs will change as interface bandwidth demands continue to increase.. OFC, стр. 1. IEEE, (2015)A 25×50Gb/s 2.22pJ/b NRZ RX with Dual-Bank and 3-Tap Speculative DFE for Microprocessor Application in 7nm FinFET CMOS., , , , , , , , , и 12 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2020)5.1 POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth., , , , , , , , , и 10 other автор(ы). ISSCC, стр. 96-97. IEEE, (2014)