( en | de | ru )

 

Disambiguation of "Nikolic, Borivoje"

Author of the publication

copydeleteadd this publication to your clipboard
Technology Variability From a Design Perspective.

, , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (9): 1996-2009 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephan Nikolic

Djordje Nikolic

Zeljko Nikolic

Nina Nikolic

Boris Nikolic

 

Other publications of authors with the same name

A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI., , , , , , , , , and 1 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2721-2725 (2020)An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors., , , and . IEEE J. Solid State Circuits, 45 (4): 843-855 (2010)Guest Editorial Introduction to the Special Issue on the 2022 Symposium on VLSI Circuits., and . IEEE J. Solid State Circuits, 58 (4): 897-900 (2023)BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS., , , , and . IEEE Micro, 39 (2): 52-60 (2019)LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (3): 1012-1022 (2021)A generator of memory-based, runtime-reconfigurable 2N3M5K FFT engines., , and . ICASSP, page 1016-1020. IEEE, (2016)Simpler, more efficient design.. ESSCIRC, page 20-25. IEEE, (2015)Managing variability for ultimate energy efficiency.. ECCTD, page 1-4. IEEE, (2011)Power and Area Minimization for Multidimensional Signal Processing., , and . IEEE J. Solid State Circuits, 42 (4): 922-934 (2007)A Hardware Accelerator for Protocol Buffers., , , , , , , and . MICRO, page 462-478. ACM, (2021)