Author of the publication

A 25Gb/s 3D-integrated silicon photonics receiver in 65nm CMOS and PIC25G for 100GbE optical links.

, , , , , , and . ISCAS, page 2334-2337. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A wideband mm-Wave CMOS receiver for Gb/s communications employing interstage coupled resonators., , , , , , , , and . ISSCC, page 220-221. IEEE, (2010)22.9 A 1310nm 3D-integrated silicon photonics Mach-Zehnder-based transmitter with 275mW multistage CMOS driver achieving 6dB extinction ratio at 25Gb/s., , , , , , and . ISSCC, page 1-3. IEEE, (2015)A 25Gb/s low noise 65nm CMOS receiver tailored to 100GBASE-LR4., , , , , , and . ESSCIRC, page 221-224. IEEE, (2012)Recent progress in Silicon Photonics R&D and manufacturing on 300mm wafer platform., , , , , , , , , and 18 other author(s). OFC, page 1-3. IEEE, (2015)A 3.5GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation., , , , and . ISSCC, page 468-469. IEEE, (2010)A Low-Noise Design Technique for High-Speed CMOS Optical Receivers., , , , , , and . IEEE J. Solid State Circuits, 49 (6): 1437-1447 (2014)Insights into wideband fractional All-Digital PLLs for RF applications., , , , and . CICC, page 37-44. IEEE, (2009)An UMTS ΣΔ fractional synthesizer with 200 kHz bandwidth and -128 dBc/Hz @ 1 MHz using spurs compensation and linearization techniques., , , and . CICC, page 463-466. IEEE, (2003)Silicon photonics and FDMA-PON: Insights from the EU FP7 FABULOUS project., , , , , , , and . OFC, page 1-3. IEEE, (2015)A 5th order gm-C low-pass filter with ±3% cut-off frequency accuracy and 220MHz to 3.3GHz tuning-range in 28nm LP CMOS., , , , , and . ESSCIRC, page 351-354. IEEE, (2014)