Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Area-efficient pipelining for FPGA-targeted high-level synthesis.

R. Zhao, M. Tan, S. Dai, and Z. Zhang. DAC, page 157:1-157:6. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhiru Shi

Zhang Zhang

Meng Zhang

Methods and implementations of road-network matchingM. Zhang. TU München, (2009)

Xianghui Zhang

Ning Zhang

Other publications of authors with the same name

Architecture and synthesis for multi-cycle on-chip communication.J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang. CODES+ISSS, page 77-78. ACM, (2003)GraphZoom: A Multi-level Spectral Approach for Accurate and Scalable Graph Embedding.C. Deng, Z. Zhao, Y. Wang, Z. Zhang, and Z. Feng. ICLR, OpenReview.net, (2020)Architecture and Synthesis for Area-Efficient Pipelining of Irregular Loop Nests.G. Liu, M. Tan, S. Dai, R. Zhao, and Z. Zhang. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (11): 1817-1830 (2017)Special Session: Machine Learning for Embedded System Design.E. Alcorta, A. Gerstlauer, C. Deng, Q. Sun, Z. Zhang, C. Xu, L. Wills, D. Lopera, W. Ecker, S. Garg and 1 other author(s). CODES+ISSS, page 28-37. IEEE, (2023)Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks.X. Gao, C. Deng, M. Liu, Z. Zhang, D. Pan, and Y. Lin. ASP-DAC, page 152-157. ACM, (2021)Enabling adaptive loop pipelining in high-level synthesis.S. Dai, G. Liu, R. Zhao, and Z. Zhang. ACSSC, page 131-135. IEEE, (2017)High-level synthesis with timing-sensitive information flow enforcement.Z. Jiang, S. Dai, G. Suh, and Z. Zhang. ICCAD, page 88. ACM, (2018)PokeBNN: A Binary Pursuit of Lightweight Accuracy.Y. Zhang, Z. Zhang, and L. Lew. CVPR, page 12465-12475. IEEE, (2022)An efficient and versatile scheduling algorithm based on SDC formulation.J. Cong, and Z. Zhang. DAC, page 433-438. ACM, (2006)A reconfigurable analog substrate for highly efficient maximum flow computation.G. Liu, and Z. Zhang. DAC, page 17:1-17:6. ACM, (2015)

BibSonomy

Disambiguation of "Zhang, Zhiru"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Area-efficient pipelining for FPGA-targeted high-level synthesis.

Please choose a person to relate this publication to

Zhiru Shi

Zhang Zhang

Meng Zhang

Xianghui Zhang

Ning Zhang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Zhang, Zhiru"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Area-efficient pipelining for FPGA-targeted high-level synthesis.

Please choose a person to relate this publication to

Zhiru Shi

Zhang Zhang

Meng Zhang

Xianghui Zhang

Ning Zhang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Area-efficient pipelining for FPGA-targeted high-level synthesis.