( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Transistor Count Optimization in IG FinFET Network Design.

, , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (9): 1483-1496 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Catarina Caetano da Rosa

Foued Jrad

Da Liu

Da Wang

Robert Jr Cramer

 

Другие публикации лиц с тем же именем

Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 407-410. ACM, (2008)Transistor Count Optimization in IG FinFET Network Design., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (9): 1483-1496 (2017)DAG based library-free technology mapping., , , , и . ACM Great Lakes Symposium on VLSI, стр. 293-298. ACM, (2007)Transistor-level optimization of CMOS complex gates., , , , , и . LASCAS, стр. 1-4. IEEE, (2013)Improving the methodology to build non-series-parallel transistor arrangements., , , , , и . SBCCI, стр. 1-6. IEEE, (2013)A comparative study of CMOS gates with minimum transistor stacks., , , , и . SBCCI, стр. 93-98. ACM, (2007)Post-processing of supergate networks aiming cell layout optimization., , , , , , и . ISCAS, стр. 1-4. IEEE, (2017)Fast disjoint transistor networks from BDDs., , , , , и . SBCCI, стр. 137-142. ACM, (2006)Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering., , , , и . ISQED, стр. 47-52. IEEE Computer Society, (2008)The Suitability of the SPR-MP Method to Evaluate the Reliability of Logic Circuits., , , , и . ICECS, стр. 433-436. IEEE, (2018)