Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing.

Y. Zhao, Z. Lin, X. Wu, Q. Zhao, W. Lu, C. Peng, Z. Tong, and J. Chen. IEEE Trans. Very Large Scale Integr. Syst., 30 (5): 566-578 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

A Compact Equivalent Circuit Model of HVLDMOS and Application in HIVC Design.S. Gao, J. Chen, D. Ke, and X. Wu. APCCAS, page 1465-1468. IEEE, (2006)The Design of High Performance, Low Power Triple-Track Magnetic Sensor Chip.X. Wu, M. Li, Z. Lin, M. Xi, and J. Chen. Sensors, 13 (7): 8771-8785 (2013)Challenges and Solutions of the TFET Circuit Design.Z. Lin, P. Chen, L. Ye, X. Yan, L. Dong, S. Zhang, Z. Yang, C. Peng, X. Wu, and J. Chen. IEEE Trans. Circuits Syst., 67-I (12): 4918-4931 (2020)Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports.Z. Lin, Z. Zhu, H. Zhan, C. Peng, X. Wu, Y. Yao, J. Niu, and J. Chen. IEEE J. Solid State Circuits, 56 (9): 2832-2844 (2021)Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing.Y. Zhao, Z. Lin, X. Wu, Q. Zhao, W. Lu, C. Peng, Z. Tong, and J. Chen. IEEE Trans. Very Large Scale Integr. Syst., 30 (5): 566-578 (2022)Write-enhanced and radiation-hardened SRAM for multi-node upset tolerance in space-radiation environments.Q. Zhao, H. Dong, C. Peng, W. Lu, Z. Lin, J. Chen, and X. Wu. Int. J. Circuit Theory Appl., 51 (1): 398-409 (January 2023)A dual-output hardening design of inverter chain for P-hit single-event transient pulse elimination.C. Liu, C. Peng, Z. Lin, X. Wu, Z. Chen, Q. Zhao, X. Li, J. Chen, X. Zeng, and X. Hu. IEICE Electron. Express, 15 (15): 20180604 (2018)An inverter chain with parallel output nodes for eliminating single-event transient pulse.C. Liu, Z. Lin, X. Wu, C. Peng, Q. Zhao, X. Li, J. Chen, X. Zeng, and X. Hu. IEICE Electron. Express, 16 (4): 20181118 (2019)A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier.C. Peng, Y. Tao, W. Lu, Z. Li, X. Ji, J. Yan, and J. Chen. IEICE Electron. Express, 12 (5): 20150102 (2015)

BibSonomy

Disambiguation of "Chen, Junning"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing.

Please choose a person to relate this publication to

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chen, Junning"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing.

Please choose a person to relate this publication to

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing.