Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 690mV 4.4Gbps/pin all-digital LPDDR4 PHY in 10nm FinFET technology.

K. Chae, J. Choi, S. Yi, W. Lee, S. Joo, H. Kim, H. Yi, Y. Nam, J. Choi, S. Park, and S. Lee. ESSCIRC, page 461-464. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yi Wang

Weiyong Yi

Yi Ni

Zhiwei Yi

Yi Yang

Other publications of authors with the same name

A 0.028% THD+N, 91% power-efficiency, 3-level PWM Class-D amplifier with a true differential front-end.S. Kwon, I. Kim, S. Yi, S. Kang, S. Lee, T. Hwang, B. Moon, Y. Choi, H. Sung, and J. Koh. ISSCC, page 96-98. IEEE, (2012)A 690mV 4.4Gbps/pin all-digital LPDDR4 PHY in 10nm FinFET technology.K. Chae, J. Choi, S. Yi, W. Lee, S. Joo, H. Kim, H. Yi, Y. Nam, J. Choi, S. Park and 1 other author(s). ESSCIRC, page 461-464. IEEE, (2016)A 4-nm 1.15 TB/s HBM3 Interface With Resistor-Tuned Offset Calibration and In Situ Margin Detection.K. Chae, J. Song, Y. Choi, J. Park, B. Koo, J. Oh, S. Yi, W. Lee, D. Kim, K. Kang and 7 other author(s). IEEE J. Solid State Circuits, 59 (1): 231-242 (January 2024)Modeling Surround-aware Contrast Sensitivity.S. Yi, D. Jeon, A. Serrano, S. Jeong, H. Kim, D. Gutierrez, and M. Kim. EGSR (DL), page 205-214. Eurographics Association, (2021)22.5 An 8nm 18Gb/s/pin GDDR6 PHY with TX Bandwidth Extension and RX Training Technique.S. Lee, K. Seong, J. Shin, H. Kim, J. Jeong, S. Yi, J. Kim, E. Kim, S. Jung, S. Hwang and 6 other author(s). ISSCC, page 338-340. IEEE, (2020)A Decentralized Approach for Monitoring Timing Constraints of Event Flows.H. Kim, S. Yi, W. Jung, and H. Cha. RTSS, page 327-336. IEEE Computer Society, (2010)A 4nm 1.15TB/s HBM3 Interface with Resistor-Tuned Offset-Calibration and In-Situ Margin-Detection.K. Chae, J. Park, J. Song, B. Koo, J. Oh, S. Yi, W. Lee, D. Kim, T. Yeo, K. Kang and 8 other author(s). ISSCC, page 406-407. IEEE, (2023)An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay Compensation Scheme.K. Chae, J. Choi, H. Lee, J. Choi, S. Yi, Y. Nam, S. Hwang, J. Lee, W. Lee, K. Seong and 8 other author(s). VLSI Circuits, page 96-. IEEE, (2019)Tracking multiple mobile objects using IEEE 802.15.4-based ultrasonic sensor devices.S. Yi, J. Yi, and H. Cha. SAC, page 1638-1639. ACM, (2007)An Active Tracking System Using IEEE 802.15.4-Based Ultrasonic Sensor Devices.S. Yi, and H. Cha. EUC Workshops, volume 4097 of Lecture Notes in Computer Science, page 485-494. Springer, (2006)

BibSonomy

Disambiguation of "Yi, Shinyoung"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 690mV 4.4Gbps/pin all-digital LPDDR4 PHY in 10nm FinFET technology.

Please choose a person to relate this publication to

Yi Wang

Weiyong Yi

Yi Ni

Zhiwei Yi

Yi Yang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yi, Shinyoung"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 690mV 4.4Gbps/pin all-digital LPDDR4 PHY in 10nm FinFET technology.

Please choose a person to relate this publication to

Yi Wang

Weiyong Yi

Yi Ni

Zhiwei Yi

Yi Yang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 690mV 4.4Gbps/pin all-digital LPDDR4 PHY in 10nm FinFET technology.