From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Novel Feed-Forward Technique for Digital Bang-Bang PLL to Achieve Fast Lock and Low Phase Noise.

L. Bertulessi, D. Cherniak, M. Mercandelli, C. Samori, A. Lacaita, и S. Levantino. IEEE Trans. Circuits Syst. I Regul. Pap., 69 (5): 1858-1870 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Salvatore Loiero

Fundamentalmetanoia: Untersuchungen zu einem Ort eschato-praktischer Erfahrungs- und ErinnerungskulturS. Loiero. Uni Tübingen, habilitation, (2009)

Salvatore Cusenza

Salvatore Saputo

Salvatore Scarlata

Salvatore Chiantia

Другие публикации лиц с тем же именем

Low-power CMOS IEEE 802.11a/g Signal Separator for Outphasing Transmitter.L. Panseri, L. Romanò, S. Levantino, C. Samori, и A. Lacaita. CICC, стр. 133-136. IEEE, (2006)An efficient method to compute phase-noise in injection-locked frequency dividers.G. Marucci, S. Levantino, P. Maffezzoni, и C. Samori. ISCAS, стр. 1753-1756. IEEE, (2013)Background adaptive linearization of high-speed digital-to-analog Converters.A. Fenaroli, S. Levantino, C. Samori, и A. Lacaita. ISCAS, стр. 582-585. IEEE, (2013)Bang-bang digital PLLs.S. Levantino. ESSCIRC, стр. 329-334. IEEE, (2016)Fast-switching analog PLL with finite-impulse response.S. Levantino, L. Romanò, C. Samori, и A. Lacaita. ISCAS (4), стр. 165-168. IEEE, (2004)Phase noise and accuracy in quadrature oscillators.L. Romanò, S. Levantino, A. Bonfanti, C. Samori, и A. Lacaita. ISCAS (1), стр. 161-164. IEEE, (2004)A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power.D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, и A. Lacaita. ISSCC, стр. 88-90. IEEE, (2011)32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays.A. Santiccioli, M. Mercandelli, S. Dartizio, F. Tesolin, S. Karman, A. Shehata, L. Bertulessi, F. Buccoleri, L. Avallone, A. Parisi и 5 other автор(ы). ISSCC, стр. 456-458. IEEE, (2021)A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter.M. Mercandelli, A. Santiccioli, S. Dartizio, A. Shehata, F. Tesolin, S. Karman, L. Bertulessi, F. Buccoleri, L. Avallone, A. Parisi и 4 other автор(ы). ISSCC, стр. 445-447. IEEE, (2021)A 20Mb/s phase modulator based on a 3.6GHz digital PLL with -36dB EVM at 5mW power.G. Marzin, S. Levantino, C. Samori, и A. Lacaita. ISSCC, стр. 342-344. IEEE, (2012)

BibSonomy

Disambiguation