Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Implicitly Parallel Programming Models for Thousand-Core Microprocessors., , , , , , , , , and 4 other author(s). DAC, page 754-759. IEEE, (2007)Rigel: an architecture and scalable programming interface for a 1000-core accelerator., , , , , , , , and . ISCA, page 140-151. ACM, (2009)A Task-Centric Memory Model for Scalable Accelerator Architectures., , , , and . PACT, page 77-87. IEEE Computer Society, (2009)A Task-Centric Memory Model for Scalable Accelerator Architectures., , , , and . IEEE Micro, 30 (1): 29-39 (2010)HybridOS: runtime support for reconfigurable accelerators., and . FPGA, page 212-221. ACM, (2008)Hybrid coherence for scalable multicore architectures. University of Illinois Urbana-Champaign, USA, (2010)Emµcode: Masking hard faults in complex functional units., , and . DSN, page 458-467. IEEE Computer Society, (2009)CUBA: an architecture for efficient CPU/co-processor data communication., , , , , and . ICS, page 299-308. ACM, (2008)Cohesion: a hybrid memory model for accelerators., , , , and . ISCA, page 429-440. ACM, (2010)WAYPOINT: scaling coherence to thousand-core architectures., , , and . PACT, page 99-110. ACM, (2010)