Author of the publication

GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches.

, , and . DAC, page 318-323. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation., , , , , and . DAC, page 7:1-7:6. ACM, (2016)Throughput-oriented kernel porting onto FPGAs., , , , and . DAC, page 11:1-11:10. ACM, (2013)Optimality study of resource binding with multi-Vdds., , , and . DAC, page 580-585. ACM, (2006)Flexible transition metal dichalcogenide field-effect transistors: A circuit-level simulation study of delay and power under bending, process variation, and scaling., , and . ASP-DAC, page 761-768. IEEE, (2016)Fast large-scale optimal power flow analysis for smart grid through network reduction., and . ASP-DAC, page 373-378. IEEE, (2014)Behavioral-level IP integration in high-level synthesis., , , and . FPT, page 172-175. IEEE, (2015)A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation., , , , , and . DATE, page 1789-1794. EDA Consortium San Jose, CA, USA / ACM DL, (2013)High-level synthesis with behavioral level multi-cycle path analysis., , , , and . FPL, page 1-8. IEEE, (2013)Skew-Oblivious Data Routing for Data Intensive Applications on FPGAs with HLS., , , , , and . DAC, page 937-942. IEEE, (2021)BDD-based circuit restructuring for reducing dynamic power., , and . ICCD, page 548-554. IEEE Computer Society, (2010)