( en | de | ru )

 

Disambiguation of "Noël, Jean-Philippe"

Author of the publication

copydeleteadd this publication to your clipboard
Architecture, design and technology guidelines for crosspoint memories.

, , , , , and . NANOARCH, page 55-60. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Noël Quintin

Jean-Noël Martin

Jean-Noel Marsat

Noël Kuneff

Albert Noël

 

Other publications of authors with the same name

An Automated Design Methodology for Computational SRAM Dedicated to Highly Data-Centric Applications: Invited Paper., , , , , , , and . SLIP, page 4:1-4:7. ACM, (2022)An Optimal Open-Loop Strategy for Handling a Flexible Beam with a Robot Manipulator., , , , , and . ICRA, page 3168-3174. IEEE, (2023)Benefits of Design Assist Techniques on Performances and Reliability of a RRAM Macro., , , , , , , , , and 9 other author(s). IMW, page 1-4. IEEE, (2023)High density emerging resistive memories: What are the limits?, , , , and . LASCAS, page 1-4. IEEE, (2017)Binary ReRAM-based BNN first-layer implementation., , , , , , , , and . DATE, page 1-6. IEEE, (2023)Low-Overhead Implementation of Binarized Neural Networks Employing Robust 2T2R Resistive RAM Bridges., , , , , , , and . ESSCIRC, page 83-86. IEEE, (2021)Architecture, design and technology guidelines for crosspoint memories., , , , , and . NANOARCH, page 55-60. IEEE, (2017)Design methodology for area and energy efficient OxRAM-based non-volatile flip-flop., , , , , , and . ISCAS, page 1-4. IEEE, (2017)Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization., , , , , , , and . ISLPED, page 121-126. ACM, (2020)Can we go towards true 3-D architectures?, , , , , and . DAC, page 282-283. ACM, (2011)