Author of the publication

A two-dimension half-select free 12T SRAM cell with enhanced write ability and read stability for bit-interleaving architecture.

, , , and . IEICE Electron. Express, 19 (23): 20220351 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A practical, low-overhead, one-cycle correction design method for variation-tolerant digital circuits., , , , and . IEICE Electron. Express, 15 (2): 20171202 (2018)A 409mV, Sub-10nW Power-on Reset Circuit Using Adaptive Accuracy Adjustment for Low Voltage Applications., , , , and . ISCAS, page 1-5. IEEE, (2024)CS-TTD: Triplet Transformer for Compressive Hyperspectral Target Detection., , , , and . IEEE Trans. Geosci. Remote. Sens., (2024)A Charge Domain SRAM Computing-in-Memory Macro With Quantized Interval-Optimized ADC and Input Bit-Level Sparsity-Optimized P2O-DAC for 8-b MAC Operation., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 33 (5): 1467-1471 (May 2025)A Self-Calibrated Unified Voltage-and-Frequency Regulator System Design Based on Universal Logic Line Circuit., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 33 (2): 593-597 (February 2025)Improving The ResNet-based Respiratory Sound Classification Systems With Focal Loss., , , , and . BioCAS, page 223-227. IEEE, (2022)Gradient Corrected Approximation for Binary Neural Networks., , , , , , and . IEICE Trans. Inf. Syst., 104-D (10): 1784-1788 (2021)A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components., , , , , , and . Sensors, 22 (15): 5852 (2022)Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852., , , , , , and . Sensors, 22 (22): 8936 (2022)An Ultra-Low-Power Static Contention-Free 25-Transistor True Single-Phase-Clocked Flip-Flop in 55 nm CMOS., , , , and . IEEE Access, (2024)