( en | de | ru )

 

Disambiguation of "Khailany, Brucek"

Author of the publication

copydeleteadd this publication to your clipboard
Optimal Clipping and Magnitude-aware Differentiation for Improved Quantization-aware Training.

, , , , , and . ICML, volume 162 of Proceedings of Machine Learning Research, page 19123-19138. PMLR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Khailany, Brucek
add a person with the name Khailany, Brucek
 

Other publications of authors with the same name

From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus., , , , and . ICPP, page 88:1-88:12. ACM, (2022)FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning., , , , , , , , , and . ASP-DAC, page 19-25. IEEE, (2020)Generative self-supervised learning for gate sizing: invited., , , , , and . DAC, page 1331-1334. ACM, (2022)GPU design in a power-limited era.. MSE, page 68. IEEE Computer Society, (2013)AutoCRAFT: Layout Automation for Custom Circuits in Advanced FinFET Technologies., , , , , , , , , and . ISPD, page 175-183. ACM, (2022)Accelerating Chip Design with Machine Learning.. MLCAD, page 33. ACM, (2020)Timeloop: A Systematic Approach to DNN Accelerator Evaluation., , , , , , , , , and . ISPASS, page 304-315. IEEE, (2019)Revisiting VerilogEval: Newer LLMs, In-Context Learning, and Specification-to-RTL Tasks., , , , and . CoRR, (2024)VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool., , and . CoRR, (2024)GPUs and the Future of Parallel Computing., , , , and . IEEE Micro, 31 (5): 7-17 (2011)