( en | de | ru )

 

Disambiguation of "García-Arias, Ángel López"

Author of the publication

copydeleteadd this publication to your clipboard
Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge.

, , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ángel López García

Jesús Ángel Gomollón García

Miguel Angel Vales García

Elpidio Lopez Arias

María Gracia García Angel

 

Other publications of authors with the same name

Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge., , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Restricted Random Pruning at Initialization for High Compression Range., , , , , , and . Trans. Mach. Learn. Res., (2024)Multicoated and Folded Graph Neural Networks with Strong Lottery Tickets., , , , , , , and . CoRR, (2023)Low-Cost Reservoir Computing using Cellular Automata and Random Forests., , and . ISCAS, page 1-5. IEEE, (2020)Amorphica: 4-Replica 512 Fully Connected Spin 336MHz Metamorphic Annealer with Programmable Optimization Strategy and Compressed-Spin-Transfer Multi-Chip Extension., , , , , , , , , and 2 other author(s). ISSCC, page 42-43. IEEE, (2023)Partial Search in a Frozen Network is Enough to Find a Strong Lottery Ticket., , , , , , , , and . CoRR, (2024)Multicoated Supermasks Enhance Hidden Networks., , , , , , , and . ICML, volume 162 of Proceedings of Machine Learning Research, page 17045-17055. PMLR, (2022)Hidden-Fold Networks: Random Recurrent Residuals Using Sparse Supermasks., , , and . BMVC, page 205. BMVA Press, (2021)Hiddenite: 4K-PE Hidden Network Inference 4D-Tensor Engine Exploiting On-Chip Model Construction Achieving 34.8-to-16.0TOPS/W for CIFAR-100 and ImageNet., , , , , , , , and . ISSCC, page 1-3. IEEE, (2022)Submicrosecond Latency Video Compression in a Low-End FPGA-based System-on-Chip., , , , and . FPL, page 355-359. IEEE Computer Society, (2018)