Author of the publication

Debugging and optimizing high performance superscalar out-of-order processors using formal verification techniques.

, and . ISQED, page 297-302. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Tutorial: "Post silicon debug of SOC designs"., and . SoCC, page 18. IEEE, (2011)A small biped entertainment robot exploring attractive applications., , , , and . ICRA, page 471-476. IEEE, (2003)Object-oriented analysis and design of hardware/software co-designs with dependence analysis for design reuse., , and . IRI, page 318-325. IEEE Systems, Man, and Cybernetics Society, (2005)Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization., , , , , , , , , and 31 other author(s). CoRR, (2020)Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures., , , and . IESS, volume 231 of IFIP Advances in Information and Communication Technology, page 121-134. Springer, (2007)Global transaction ordering in Network-on-Chips for post-silicon validation., and . ISQED, page 284-289. IEEE, (2011)Early case splitting and false path detection to improve high level ATPG techniques., and . ISCAS, page 1463-1466. IEEE, (2011)Automatic High-Level Data-Flow Synthesis and Optimization of Polynomial Datapaths Using Functional Decomposition., , , and . IEEE Trans. Computers, 64 (6): 1579-1593 (2015)RTL datapath optimization using system-level transformations., , , and . ISQED, page 309-316. IEEE, (2014)Specification and formal verification of power gating in processors., and . ISQED, page 604-610. IEEE, (2014)