( en | de | ru )

 

Disambiguation of "Han, Jaeduk"

Author of the publication

copydeleteadd this publication to your clipboard
Non-blind Image Deconvolution using Sampling without Replacement.

, , and . Image Processing: Algorithms and Systems, page 125-130. Society for Imaging Science and Technology, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bing Han

Luyang Han

Muxin Han

Mei Han

Johannes Han

 

Other publications of authors with the same name

A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET., , , , , , , , , and 1 other author(s). CICC, page 1-4. IEEE, (2019)Non-blind Image Deconvolution using Sampling without Replacement., , and . Image Processing: Algorithms and Systems, page 125-130. Society for Imaging Science and Technology, (2017)A 32-Gb/s High-Swing PAM-4 Current-Mode Driver with Current-Bleeding Cascode Technique and Capacitive-Coupled Pre-drivers in 40-nm CMOS for Short-Reach Wireline Communications., , , and . MWSCAS, page 1-4. IEEE, (2022)Analysis of Grounded Coplanar Waveguide (GCPW) for High-Speed Links Channel., , and . ISOCC, page 117-118. IEEE, (2023)A 1.5-GS/s 6-bit Single-Channel Loop-Unrolled SAR ADC With Speculative CDAC Switching Control Technique in 28-nm CMOS., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (10): 3954-3964 (2022)Computational Color Constancy under Multiple Light Sources., , and . Image Processing: Algorithms and Systems, Society for Imaging Science and Technology, (2020)A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET., , , , , , , , , and 21 other author(s). A-SSCC, page 285-288. IEEE, (2018)Permuted Coordinate-Wise Optimizations Applied to Lp-Regularized Image Deconvolution., , , and . IEEE Trans. Image Process., 27 (7): 3556-3570 (2018)A SCAN Chain Generator for Verification of Full-Custom Integrated Circuits., and . ISOCC, page 335-336. IEEE, (2021)High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology., and . ISOCC, page 377-378. IEEE, (2021)