Author of the publication

Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS.

, , , , , , , , , and . CICC, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A reconfigurable ΔΣ modulator with up to 100 MHz bandwidth using flash reference shuffling., , and . CICC, page 1-4. IEEE, (2013)A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW., , , , , , , and . IEEE J. Solid State Circuits, 47 (12): 2888-2897 (2012)15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS., , , , , , , , , and . ISSCC, page 278-279. IEEE, (2016)A -89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 859-863 (2018)Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2017)A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 51 (12): 2917-2927 (2016)An 8th-order MASH delta-sigma with an OSR of 3., and . ESSCIRC, page 476-479. IEEE, (2009)A time-interleaved continuous-time ΔΣ modulator with 20MHz signal bandwidth., and . ESSCIRC, page 447-450. IEEE, (2005)High-speed oversampled continuous-time analog-to-digital converters., and . MWSCAS, page 1001-1004. IEEE, (2017)Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2018)