From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

30.2 NB-IoT and GNSS All-in-One System-on-Chip Integrating RF Transceiver, 23dBm CMOS Power Amplifier, Power Management Unit and Clock Management System for Low-Cost Solution., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 462-464. IEEE, (2020)Dynamic Impacts of Aspects of Appearance and Technology on Consumer Satisfaction: Empirical Evidence from the Smartphone Market., , и . Rev. Socionetwork Strateg., 14 (2): 205-225 (2020)A 2.4-to-4.2GHz 440.2fsrms-Integrated-Jitter 4.3mW Ring-Oscillator-Based PLL Using a Switched-Capacitor-Bias-Based Sampling PD in 4nm FinFET CMOS., , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)Analysis and Classification of Urinary Stones Using Deep Learning Algorithm: A Clinical Application of Radiology-Common Data Model (R-CDM) Data Set., , , , , , , , , и 2 other автор(ы). IntelliSys (3), том 1252 из Advances in Intelligent Systems and Computing, стр. 723-729. Springer, (2020)A Wide Frequency Range, Small Area and Low Supply Memory Interface PLL Using a Process and Temperature Variation Aware Current Reference in 3 nm Gate-All Around CMOS., , , , , , , и . A-SSCC, стр. 1-3. IEEE, (2023)A Blocker-Tolerant Direct Sampling Receiver for Wireless Multi-Channel Communication in 14nm FinFET CMOS., , , , , , , , , и 5 other автор(ы). A-SSCC, стр. 165-168. IEEE, (2019)A quantization noise cancelling fractional-N type ΔΣ frequency synthesizer using SAR-based DAC gain calibration., , , и . CICC, стр. 1-4. IEEE, (2012)3.7 A fully integrated TV tuner front-end with 3.1dB NF, >+31dBm OIP3, >83dB HRR3/5 and >68dB HRR7., , , , , , и . ISSCC, стр. 70-71. IEEE, (2014)A Fully Integrated, Low-Noise, Cost-Effective Single-Crystal-Oscillator-Based Clock Management IC in 28-nm CMOS., , , , , , , , , и 6 other автор(ы). IEEE J. Solid State Circuits, 59 (6): 1809-1822 (июня 2024)A 4GHz 0.73psrms-Integrated-Jitter PVT-Insensitive Fractional-N Sub-Sampling Ring PLL with a Jitter-Tracking DLL-Assisted DTC., , , , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)