( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multi-configuration Scan Structure for Various Purposes.

, и . ATS, стр. 131. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hiroyuki Tan

Takashi Iwata

Hiroyuki Kobayashi

Koichiro Iwata

Hiroyuki Okamuro

 

Другие публикации лиц с тем же именем

Automotive Functional Safety Assurance by POST with Sequential Observation., , , , и . IEEE Des. Test, 35 (3): 39-45 (2018)A multichannel-near-infrared-spectroscopy-triggered robotic hand rehabilitation system for stroke patients., , , , , , и . ICORR, стр. 158-163. IEEE, (2017)A DFT Method for Time Expansion Model at Register Transfer Level., , и . DAC, стр. 682-687. IEEE, (2007)Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation., , , , , , и . ATS, стр. 209-214. IEEE Computer Society, (2016)A New Framework for RTL Test Points Insertion Facilitating a "Shift-Left DFT" Strategy., , , , , , и . ITC, стр. 1-10. IEEE, (2023)A DFT Method for RTL Data Paths Based on Partially Strong Testability to Guarantee Complete Fault Efficiency., , , и . Asian Test Symposium, стр. 306-311. IEEE Computer Society, (2005)Capture-Pattern-Control to Address the Fault Detection Degradation Problem of Multi-cycle Test in Logic BIST., , , , , , и . ATS, стр. 155-160. IEEE, (2018)A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1535-1544 (2008)A Power Reduction Method for Scan Testing in Ultra-Low Power Designs., , и . ATS, стр. 141. IEEE, (2021)Multi-configuration Scan Structure for Various Purposes., и . ATS, стр. 131. IEEE Computer Society, (2016)