( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 3.2GS/s 4.55b ENOB two-step subranging ADC in 45nm SOI CMOS.

, , , , , , , , и . CICC, стр. 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael P Maier

Michael P Eichenlaub

Michael P Braun

Michael P Schodlok

P Günther

 

Другие публикации лиц с тем же именем

A 3.2GS/s 4.55b ENOB two-step subranging ADC in 45nm SOI CMOS., , , , , , , , и . CICC, стр. 1-4. IEEE, (2012)A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop., , , , , , , и . CICC, стр. 81-84. IEEE, (2003)A 10Gb/s 5-Tap-DFE/4-Tap-FFE Transceiver in 90nm CMOS., , , , , , , , , и 5 other автор(ы). ISSCC, стр. 213-222. IEEE, (2006)Multi-Wavelength Optical Transceivers Integrated on Node (MOTION)., , , , , , , , , и 11 other автор(ы). OFC, стр. 1-3. IEEE, (2019)A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS., , , , , , , , , и 5 other автор(ы). CICC, стр. 1-4. IEEE, (2012)A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS., , , , , , , и . ISSCC, стр. 368-369. IEEE, (2009)A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver., , , и . ISSCC, стр. 230-599. IEEE, (2007)22.1 A 25Gb/s burst-mode receiver for rapidly reconfigurable optical networks., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 1-3. IEEE, (2015)A 128Gb/s 1.3pJ/b PAM-4 Transmitter with Reconfigurable 3-Tap FFE in 14nm CMOS., , , , , , и . ISSCC, стр. 122-124. IEEE, (2019)3.1 A 25Gb/s ADC-based serial line receiver in 32nm CMOS SOI., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 56-57. IEEE, (2016)