Author of the publication

Offset-Canceling Current-Sampling Sense Amplifier for Resistive Nonvolatile Memory in 65 nm CMOS.

, , , , and . IEEE J. Solid State Circuits, 52 (2): 496-504 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Offset Voltage Analysis and Enable Signal Rise Time Control Based Offset Reduction Technique of Current-Latched Sense Amplifier.. ICEIC, page 1-2. IEEE, (2021)A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (12): 1109-1113 (2015)Efficiency analysis of importance sampling in deep submicron STT-RAM design using uncontrollable industry-compatible model parameter., , , , and . ICECS, page 400-403. IEEE, (2015)Robust Offset-Cancellation Sensing-Circuit-Based Spin-Transfer-Torque Nonvolatile Flip-Flop.. IEEE Access, (2020)High-performance low-power magnetic tunnel junction based non-volatile flip-flop., , , , , and . ISCAS, page 1953-1956. IEEE, (2014)A 10T-4MTJ Nonvolatile Ternary CAM Cell for Reliable Search Operation and a Compact Area., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (6): 700-704 (2017)Reference-Scheme Study and Novel Reference Scheme for Deep Submicrometer STT-RAM., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (12): 3376-3385 (2014)A Split-Path Sensing Circuit for Spin Torque Transfer MRAM., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (3): 193-197 (2014)Reference-circuit analysis for high-bandwidth spin transfer torque random access memory., , , , and . ISLPED, page 365-370. IEEE, (2015)Area-optimal sensing circuit designs in deep submicrometer STT-RAM., , , , and . ISCAS, page 1246-1249. IEEE, (2016)