( en | de | ru )

 

Disambiguation of "Ha, Yajun"

Author of the publication

copydeleteadd this publication to your clipboard
An Energy-Efficient Stream-Based FPGA Implementation of Feature Extraction Algorithm for LiDAR Point Clouds With Effective Local-Search.

, , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 253-265 (January 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yajun Fang

Yajun Xiao

Yajun Cheng

Hoang Ha

Ngo Ha

 

Other publications of authors with the same name

AxC-CS: Approximate Computing for Hardware Efficient Compressed Sensing Encoder Design., , , and . SoCC, page 479-483. IEEE, (2019)Analytical Two-Level Near Threshold Cache Exploration for Low Power Biomedical Applications., , , and . ACA, volume 908 of Communications in Computer and Information Science, page 95-108. Springer, (2018)Quality Estimation and Optimization of Adaptive Stereo Matching Algorithms for Smart Vehicles., , and . ACM Trans. Embed. Comput. Syst., 19 (2): 10:1-10:24 (2020)B*-tree based variability-aware floorplanning., , and . APCCAS, page 1191-1194. IEEE, (2010)AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption., , and . ISCAS, page 2349-2352. IEEE, (2015)Statistical noise margin estimation for sub-threshold combinational circuits., , , and . ASP-DAC, page 176-179. IEEE, (2008)Area Efficient Box Filter Acceleration by Parallelizing with Optimized Adder Tree., , and . ISVLSI, page 55-60. IEEE, (2019)sFPGA - A scalable switch based FPGA architecture and design methodology., , and . FPL, page 95-100. IEEE, (2008)sFPGA2 - A scalable GALS FPGA architecture and design methodology., , , and . FPL, page 314-319. IEEE, (2009)Design of a high speed pseudo-random bit sequence based time resolved single photon counter on FPGA., , , , and . FPL, page 583-586. IEEE, (2008)