From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Session 24 Overview: Advanced Embedded Memories Memory Subcommittee.

E. Karl, S. Shiratake, и J. Chang. ISSCC, стр. 332-333. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shinichiro Nishizawa

Shinichiro Matsunaga

Shinichiro Kotsuka

Другие публикации лиц с тем же именем

Session 24 Overview: Advanced Embedded Memories Memory Subcommittee.E. Karl, S. Shiratake, и J. Chang. ISSCC, стр. 332-333. IEEE, (2021)Session 30 overview: Emerging memories: Memory and technology directions subcommittees.S. Shiratake, E. Charbon, L. Chang, и M. Nagata. ISSCC, стр. 476-477. IEEE, (2018)A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst Mode.K. Hoya, D. Takashima, S. Shiratake, R. Ogiwara, T. Miyakawa, H. Shiga, S. Doumae, S. Ohtsuki, Y. Kumura, S. Shuto и 5 other автор(ы). ISSCC, стр. 459-466. IEEE, (2006)A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode.K. Hoya, D. Takashima, S. Shiratake, R. Ogiwara, T. Miyakawa, H. Shiga, S. Doumae, S. Ohtsuki, Y. Kumura, S. Shuto и 5 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 18 (12): 1745-1752 (2010)A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing schemes.H. Shiga, D. Takashima, S. Shiratake, K. Hoya, T. Miyakawa, R. Ogiwara, R. Fukuda, R. Takizawa, K. Hatsuda, F. Matsuoka и 23 other автор(ы). ISSCC, стр. 464-465. IEEE, (2009)SE1: What Technologies Will Shape the Future of Computing?H. Mair, S. Shiratake, E. Karl, T. Burd, J. Chang, D. Marr, S. Naffziger, H. Corporaal, K. Takeuchi, и N. Shanbhag. ISSCC, стр. 537-538. IEEE, (2021)A Scalable Shield-Bitline-Overdrive Technique for Sub-1.5 V Chain FeRAMs.D. Takashima, H. Shiga, D. Hashimoto, T. Miyakawa, S. Shiratake, K. Hoya, R. Ogiwara, R. Takizawa, R. Doumae, R. Fukuda и 9 other автор(ы). IEEE J. Solid State Circuits, 46 (9): 2171-2179 (2011)Low-power design methodology for module-wise dynamic voltage and frequency scaling with dynamic de-skewing systems.T. Kitahara, H. Hara, S. Shiratake, Y. Tsukiboshi, T. Yoda, T. Utsumi, и F. Minami. ASP-DAC, стр. 533-540. IEEE, (2006)Session 30 Overview: Non-Volatile Memories Memory Subcommittee.Y. Taito, V. Moschiano, и S. Shiratake. ISSCC, стр. 420-421. IEEE, (2021)F3: Beyond the horizon of conventional computing: From deep learning to neuromorphic systems.M. Chang, J. Deguchi, V. De, M. Motomura, S. Shiratake, и M. Verhelst. ISSCC, стр. 506-508. IEEE, (2017)

BibSonomy

Disambiguation