Author of the publication

Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique.

, , and . Asian Test Symposium, page 57-62. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A flexible design of a decision feedback equalizer and a novel CCK technique for wireless LAN systems., , , and . ISCAS (2), page 153-156. IEEE, (2003)Equivalent negative stiffness mechanism using three bundled needles inspired by mosquito for achieving easy insertion., , , , , , , , and . IROS, page 2295-2300. IEEE, (2012)Asymptotic Distribution of The Number of Isolated Nodes in Wireless Ad Hoc Networks with Unreliable Nodes and Links., , , and . GLOBECOM, IEEE, (2006)Fermilab's Multi-Petabyte Scalable Mass Storage System., , , , , , , , , and 6 other author(s). MSST, page 73-80. IEEE Computer Society, (2005)Measuring Outcomes in Healthcare Economics using Artificial Intelligence: with Application to Resource Allocation., and . FLAIRS, (2021)Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique., , and . Asian Test Symposium, page 57-62. IEEE Computer Society, (2009)On processor allocation in hypercube multiprocessors., , and . COMPSAC, page 16-23. IEEE, (1989)Information caching in the execution of logic programs., and . COMPSAC, page 288-293. IEEE, (1991)A Model for Document Validation Using Concurrent Authentication Processes., and . J. Comput. Inf. Syst., 49 (2): 65-80 (2008)A Partial Compaction Scheme for Processor Allocation in Hypercube Multiprocessors., and . ICPP (1), page 211-217. Pennsylvania State University Press, (1990)