( en | de | ru )

 

Disambiguation of "Sakui, Koji"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic Flash Memory with Fast Block Refresh.

, , and . NVMTS, page 1-5. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Koji Kameo

Koji Onoda

Koji Ota

Tomoko Kojima

Hajime Kojima

 

Other publications of authors with the same name

Bumpless Build Cube (BBCube) 3D: Heterogeneous 3D Integration Using WoW and CoW to Provide TB/s Bandwidth with Lowest Bit Access Energy., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)1.5-nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar., , , , , , , , , and 1 other author(s). IMW, page 1-4. IEEE, (2021)A CMOS bandgap reference circuit with sub-1-V operation., , , , , , and . IEEE J. Solid State Circuits, 34 (5): 670-674 (1999)High Bandwidth Memory (HBM) and High Bandwidth NAND (HBN) with the Bumpless TSV Technology., and . 3DIC, page 1-4. IEEE, (2019)Reliability of Wafer-Level Ultra-Thinning down to 3 µm using 20 nm-Node DRAMs., , , , , , and . IRPS, page 1-6. IEEE, (2021)Dynamic Flash Memory with Fast Block Refresh., , and . NVMTS, page 1-5. IEEE, (2022)Dynamic Flash Memory with Dual Gate Surrounding Gate Transistor (SGT)., and . IMW, page 1-4. IEEE, (2021)Three-dimensional Integration (3DI) with Bumpless Interconnects for Tera-scale Generation : High Speed, Low Power, and Ultra-small Operating Platform., and . CICC, page 1-6. IEEE, (2019)A compact and low power logic design for multi-pillar vertical MOSFETs., and . ISCAS, page 309-312. IEEE, (2010)