( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 3.2GHz 405fsrms jitter -237.2dB-FoMJIT ring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction.

, , , , , и . CICC, стр. 1-2. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gallal Elmallah

Attia Elmallah

Ahmed Fattah Ahmed Ahmed

Rafiq Ahmed

Hassan cheikh Ahmed

 

Другие публикации лиц с тем же именем

29.6 A 3-to-10Gb/s 5.75pJ/b transceiver with flexible clocking in 65nm CMOS., , , , , , , и . ISSCC, стр. 492-493. IEEE, (2017)A 5GHz 370fsrms 6.5mW clock multiplier using a crystal-oscillator frequency quadrupler in 65nm CMOS., , , , , и . ISSCC, стр. 392-394. IEEE, (2018)8.6 A 2.5-to-5.75GHz 5mW 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65nm CMOS., , , , и . ISSCC, стр. 152-153. IEEE, (2017)A 3.2GHz 405fsrms jitter -237.2dB-FoMJIT ring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction., , , , , и . CICC, стр. 1-2. IEEE, (2021)A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS., , , , и . CICC, стр. 1-4. IEEE, (2018)3.2 A 0.0088mm2 Resistor-Based Temperature Sensor Achieving 92fJ·K2 FoM in 65nm CMOS., , , , и . ISSCC, стр. 60-62. IEEE, (2020)A 4.63pJ/b 112Gb/s DSP-Based PAM-4 Transceiver for a Large-Scale Switch in 5nm FinFET., , , , , , , , , и 11 other автор(ы). ISSCC, стр. 110-111. IEEE, (2023)A 0.7V time-based inductor for fully integrated low bandwidth filter applications., , , , , , и . CICC, стр. 1-4. IEEE, (2017)A 12-Gb/s -16.8-dBm OMA Sensitivity 23-mW Optical Receiver in 65-nm CMOS., , , , , , и . IEEE J. Solid State Circuits, 53 (2): 445-457 (2018)Circuits for time-domain signal processing. University of Illinois Urbana-Champaign, USA, (2020)