( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 2.5 V 10 bit SAR ADC.

, , , , , и . VLSI Design, стр. 525-526. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Johan Soenen

Friederike Erichsen-Wendt

Claus Erichsen

Kay Erichsen

Knut Erichsen

 

Другие публикации лиц с тем же именем

Energy Efficient Design Through Design and Technology Co-Optimization Near the Finish Line of CMOS Scaling., , , , и . A-SSCC, стр. 1-3. IEEE, (2021)Challenges at 45nm and beyond., , , , и . ICCAD, стр. 7. IEEE Computer Society, (2008)A 65nm, 1.15-0.15V, 99.99% Current-efficient Digital Low Dropout Regulator with Asynchronous Non-linear Control for Droop Mitigation., , , , , , , , , и 3 other автор(ы). ISCAS, стр. 1-5. IEEE, (2018)Physical design methodology for analog circuitsin a system-on-a-chip environment.. ISPD, стр. 73-74. ACM, (2009)Technology tradeoffs in the design of high performance analog to digital converters.. ICECS, стр. 7-11. IEEE, (2001)A 2.5 V 10 bit SAR ADC., , , , , и . VLSI Design, стр. 525-526. IEEE Computer Society, (1997)A robust digital DC-DC converter with rail-to-rail output range in 40nm CMOS., , , , , и . ISSCC, стр. 198-199. IEEE, (2010)A 44-fJ/Conversion Step 200-MS/s Pipeline ADC Employing Current-Mode MDACs., , , , , , , и . IEEE J. Solid State Circuits, 53 (11): 3280-3292 (2018)A digital low drop-out regulator with wide operating range in a 16nm FinFET CMOS process., , и . A-SSCC, стр. 1-4. IEEE, (2015)A 72.6 dB SNDR 14b 100 MSPS Ring Amplifier Based Pipelined SAR ADC with Dynamic Deadzone Control in 16 nm CMOS., и . CICC, стр. 1-4. IEEE, (2020)