Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Harnessing voltage margins for energy efficiency in multicore CPUs.

G. Papadimitriou, M. Kaliorakis, A. Chatzidimitriou, D. Gizopoulos, P. Lawthers, and S. Das. MICRO, page 503-516. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Romy Das

Bio-economic modeling of soil resource conservation in Mid Hill Region of NepalR. Das. Uni Gießen, (2009)

Anita Das

Arabindo Das

Amitabh Das

Animesh Das

Other publications of authors with the same name

A Time-Domain Current-Mode MAC Engine for Analogue Neural Networks in Flexible Electronics.M. Douthwaite, F. García-Redondo, P. Georgiou, and S. Das. BioCAS, page 1-4. IEEE, (2019)DVFS in loop accelerators using BLADES.G. Dasika, S. Das, K. Fan, S. Mahlke, and D. Bull. DAC, page 894-897. ACM, (2008)A robust FIR filter with in situ error detection.P. Whatmough, I. Darwazeh, D. Bull, S. Das, and D. Kershaw. ISCAS, page 4185-4188. IEEE, (2010)Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS.S. Das, P. Whatmough, and D. Bull. ISLPED, page 146-151. IEEE, (2015)A self-tuning DVS processor using delay-error detection and correction.S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. IEEE J. Solid State Circuits, 41 (4): 792-804 (2006)System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs.K. Chang, S. Das, S. Sinha, B. Cline, G. Yeric, and S. Lim. IEEE Trans. Very Large Scale Integr. Syst., 27 (4): 888-898 (2019)A high-speed design methodology for inductive coupling links in 3D-ICs.B. Fletcher, S. Das, and T. Mak. DATE, page 497-502. IEEE, (2018)Significance-Driven Logic Compression for Energy-Efficient Multiplier Design.I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, S. Das, and A. Yakovlev. IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 417-430 (2018)APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors.Z. Xie, X. Xu, M. Walker, J. Knebel, K. Palaniswamy, N. Hebert, J. Hu, H. Yang, Y. Chen, and S. Das. MICRO, page 1-14. ACM, (2021)Measuring and Exploiting Guardbands of Server-Grade ARMv8 CPU Cores and DRAMs.K. Tovletoglou, L. Mukhanov, G. Karakonstantis, A. Chatzidimitriou, G. Papadimitriou, M. Kaliorakis, D. Gizopoulos, Z. Hadjilambrou, Y. Sazeides, A. Lampropulos and 2 other author(s). DSN Workshops, page 6-9. IEEE Computer Society, (2018)

BibSonomy

Disambiguation of "Das, Shidhartha"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Harnessing voltage margins for energy efficiency in multicore CPUs.

Please choose a person to relate this publication to

Romy Das

Anita Das

Arabindo Das

Amitabh Das

Animesh Das

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Das, Shidhartha"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Harnessing voltage margins for energy efficiency in multicore CPUs.

Please choose a person to relate this publication to

Romy Das

Anita Das

Arabindo Das

Amitabh Das

Animesh Das

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Harnessing voltage margins for energy efficiency in multicore CPUs.