Author of the publication

Simulation-Based Diagnosis for Crosstalk Faults in Sequential Circuits.

, , , , and . Asian Test Symposium, page 63-. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dynamic routing and wavelength assignment in multifiber WDM networks with sparse wavelength conversion., , , and . ICTC, page 567-572. IEEE, (2012)Post-BIST Fault Diagnosis for Multiple Faults., , , , , , and . IEICE Trans. Inf. Syst., 91-D (3): 771-775 (2008)Preliminary Study on Noise-Resilient Artificial Neural Networks for On-Chip Test Generation., , , , and . GCCE, page 561-565. IEEE, (2022)Fault Coverage and Fault Efficiency of Transistor Shorts using Gate-Level Simulation and Test Generation., , , and . VLSI Design, page 781-786. IEEE Computer Society, (2007)A Method to Find Don't Care Values in Test Sequences for Sequential Circuits., , , , and . ICCD, page 397-. IEEE Computer Society, (2003)Increasing Defect Coverage by Generating Test Vectors for Stuck-Open Faults., , , , and . ATS, page 97-102. IEEE Computer Society, (2008)New Class of Tests for Open Faults with Considering Adjacent Lines., , , , , , and . Asian Test Symposium, page 301-306. IEEE Computer Society, (2009)Fault Simulation Techniques to Reduce IDDQ Measurement Vectors for Sequential Circuits., , , and . Asian Test Symposium, page 141-146. IEEE Computer Society, (1999)Observation Time Reduction for IDDQ Testing of Briding Faults in Sequential Circuits., , and . Asian Test Symposium, page 312-317. IEEE Computer Society, (1998)Enhancement of Clock Delay Faults Testing., , , and . ETS, page 216. IEEE Computer Society, (2011)