( en | de | ru )

 

Disambiguation of "Chuang, Ching-Te"

Author of the publication

copydeleteadd this publication to your clipboard
A comprehensive comparative analysis of FinFET and Trigate device, SRAM and logic circuits.

, , , , , , and . APCCAS, page 463-466. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shih-Te Chuang

Ching-yao Chuang

Ching-Ho Chuang

Wilhelm Ching

Paisal Chingduang

 

Other publications of authors with the same name

Estimation of gate-to-channel tunneling current in ultra-thin oxide sub-50nm double gate devices., , , , , , and . Microelectron. J., 38 (8-9): 931-941 (2007)Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor., , , , , , , , , and 1 other author(s). IBM J. Res. Dev., 41 (4&5): 489-504 (1997)A Precise Negative Bias Temperature Instability Sensor using Slew-rate Monitor Circuitry., , , and . ISCAS, page 381-384. IEEE, (2009)A 40nm 1.0Mb pipeline 6T SRAM with variation-tolerant Step-Up Word-Line and Adaptive Data-Aware Write-Assist., , , , , , , , , and 9 other author(s). ISCAS, page 1468-1471. IEEE, (2013)"Cool low power" 1GHz multi-port register file and dynamic latch in 1.8 V, 0.25 mum SOI and bulk technology (poster session)., , , and . ISLPED, page 203-206. ACM, (2000)Ultra-low voltage mixed TFET-MOSFET 8T SRAM cell., , , , and . ISLPED, page 255-258. ACM, (2014)Impacts of NBTI and PBTI on ultra-thin-body GeOI 6T SRAM cells., , , and . ISCAS, page 601-604. IEEE, (2015)Evaluation of TFET and FinFET devices and 32-Bit CLA circuits considering work function variation and line-edge roughness., , , , , and . ISCAS, page 2325-2328. IEEE, (2015)A comparative analysis of tunneling FET circuit switching characteristics and SRAM stability and performance., , , , , , and . ESSDERC, page 157-160. IEEE, (2012)Area-power-efficient 11-bit SAR ADC with delay-line enhanced tuning for neural sensing applications., , , , , , , , , and . BioCAS, page 238-241. IEEE, (2013)