( en | de | ru )

 

Disambiguation of "Ito, Megumi"

Author of the publication

copydeleteadd this publication to your clipboard
11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm Chip.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 214-215. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nobutaka Ito

Megumi Akimaru

Takao Ito

Akio Ito

Takuro Ito

 

Other publications of authors with the same name

Water Budget Closure in the Upper Chao Phraya River Basin, Thailand Using Multisource Data., , , and . Remote. Sens., 14 (1): 173 (2022)Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation., , , , , , , , and . ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)Performance Analysis of Spiking RBM with Measurement-Based Phase Change Memory Model., , , , , , , , , and . ICONIP (5), volume 1143 of Communications in Computer and Information Science, page 591-599. Springer, (2019)Linux/RTOS Hybrid Operating Environment on Gandalf Virtual Machine Monitor., , and . EUC, volume 4096 of Lecture Notes in Computer Science, page 287-296. Springer, (2006)A power-efficient FPGA accelerator: Systolic array with cache-coherent interface for pair-HMM algorithm., and . COOL Chips, page 1-3. IEEE Computer Society, (2016)Lightweight Shadow Paging for Efficient Memory Isolation in Gandalf VMM., and . ISORC, page 508-515. IEEE Computer Society, (2008)Making a Virtual Machine Monitor Interruptible., and . Inf. Media Technol., 6 (4): 1139-1148 (2011)Analysis of Effect of Weight Variation on SNN Chip with PCM-Refresh Method., , , , , , , and . Neural Process. Lett., 53 (3): 1741-1751 (2021)11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm Chip., , , , , , , , , and 22 other author(s). ISSCC, page 214-215. IEEE, (2024)Pattern Training, Inference, and Regeneration Demonstration Using On-Chip Trainable Neuromorphic Chips for Spiking Restricted Boltzmann Machine., , , , , , , , , and 3 other author(s). Adv. Intell. Syst., (2022)